This FPGA design example demonstrates the use of the Logic Analyzer instrument (LAX). The output of a 16-bit counter is captured by the LAX. The Logic Analyzer, Clock Divider by 4, and 16-bit binary counter are used in this example.
Altium Designer projects included in this download:
